

**ULD2003**

Preliminary


CMOS IC

7 CHANNEL SINK TYPE DMOS TRANSISTOR ARRAY**DESCRIPTION**


The UTC **ULD2003** is DMOS transistor array with 7 circuits. It has a clamp diode for switching inductive loads built-in in each output. Please be careful about thermal conditions during use.

FEATURES

- * 7 circuits built-in
- * High voltage: $V_{OUT} = 50V$ (MAX)
- * High current: $I_{OUT} = 500mA/ch$ (MAX)
- * Input voltage(output on): 2.5V (MIN)
- * Input voltage(output off): 0.6V (MAX)



SOP-16




TSSOP-16


ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
ULD2003L-S16-R	ULD2003G-S16-R	SOP-16	Tape Reel
ULD2003L-P16-R	ULD2003G-P16-R	TSSOP-16	Tape Reel

ULD2003G-S16-R (1) Packing Type (2) Package Type (3) Green Package	(1) R: Tape Reel (2) S16: SOP-16, P16: TSSOP-16 (3) G: Halogen Free and Lead Free, L: Lead Free
--	--

MARKING


■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	I1	1 Channel Input pin
2	I2	2 Channel Input pin
3	I3	3 Channel Input pin
4	I4	4 Channel Input pin
5	I5	5 Channel Input pin
6	I6	6 Channel Input pin
7	I7	7 Channel Input pin
8	GND	GND pin
9	COMMON	Common pin
10	Q7	7 Channel Output pin
11	Q6	6 Channel Output pin
12	Q5	5 Channel Output pin
13	Q4	4 Channel Output pin
14	Q3	3 Channel Output pin
15	Q2	2 Channel Output pin
16	Q1	1 Channel Output pin

■ BLOCK DIAGRAM



■ **ABSOLUTE MAXIMUM RATING** ($T_A=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Output Voltage		V_{OUT}	50	V
COMMON Pin Voltage		V_{COM}	-0.5 ~ 50	V
Output Current		I_{OUT}	500	mA/ch
Input Voltage		V_{IN}	-0.5 ~ 30	V
Clamp Diode Reverse Voltage		V_{R}	50	V
Clamp Diode Forward Current		I_{F}	500	mA
Power Dissipation	SOP-16	P_{D}	1.25 (Note 2)	W
	TSSOP-16		0.62	W
Operating Temperature		T_{OPR}	-40 ~ +85	$^{\circ}\text{C}$
Storage Temperature		T_{STG}	-55 ~ +150	$^{\circ}\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. On PCB (JEDEC 2s2p).

■ **OPERATING RANGES** ($T_A=-40\sim+85^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Output Voltage		V _{OUT}					50	V
COMMON Pin Voltage		V _{COM}			0		50	V
Output Current	SOP-16	I _{OUT}	1 Circuits ON, Ta =25°C		0		400	mA/ch
			t _{PW} =25ms 7 Circuits ON T _A =85°C T _J =120°C	Duty = 10%	0		390	mA/ch
				Duty = 50%	0		170	mA/ch
Input Voltage (Output On)		V _{IN (ON)}	I _{OUT} =100mA or Upper, V _{OUT} =2V		2.5		25	V
Input Voltage (Output Off)		V _{IN (OFF)}	I _{OUT} =100μA or Less, V _{OUT} =2V		0		0.6	V
Clamp Diode Forward Current		I _F					400	mA


Note: On PCB (JEDEC 2s2p).

■ **ELECTRICAL CHARACTERISTICS** ($T_A=25^{\circ}\text{C}$ unless otherwise noted)


PARAMETER	SYMBOL	Test Circuit	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Leakage Current	I_{leak}	1	$V_{\text{OUT}}=50\text{V}$, $T_A=85^{\circ}\text{C}$, $V_{\text{IN}}=0\text{V}$			1.0	μA
Output Voltage (Output ON-Resistance)	V_{DS} (R_{ON})	2	$I_{\text{OUT}}=350\text{mA}$, $V_{\text{IN}}=5.0\text{V}$		0.7 (2.0)	1.14 (3.25)	V (Ω)
			$I_{\text{OUT}}=200\text{mA}$, $V_{\text{IN}}=5.0\text{V}$		0.4 (2.0)	0.65 (3.25)	V (Ω)
			$I_{\text{OUT}}=100\text{mA}$, $V_{\text{IN}}=5.0\text{V}$		0.2 (2.0)	0.325 (3.25)	V (Ω)
Input Current (Output On)	$I_{\text{IN (ON)}}$	3	$V_{\text{IN}}=2.5\text{V}$			0.1	mA
Input Current (Output Off)	$I_{\text{IN (OFF)}}$	4	$V_{\text{IN}}=0\text{V}$, $T_A=85^{\circ}\text{C}$			1.0	μA
Input Voltage (Output On)	$V_{\text{IN (ON)}}$	5	$I_{\text{OUT}}=100\text{mA}$, $V_{\text{OUT}}=2\text{V}$			2.5	V
Clamp Diode Reverse Current	I_{R}	6	$V_{\text{R}}=50\text{V}$, $T_A=85^{\circ}\text{C}$			1.0	μA
Clamp Diode Forward Voltage	V_{F}	7	$I_{\text{F}}=350\text{mA}$			2.0	V
Turn-On Delay	t_{ON}	8	$V_{\text{OUT}}=50\text{V}$, $R_{\text{L}}=125\Omega$, $C_{\text{L}}=15\text{pF}$		1.2		μs
Turn-Off Delay	t_{OFF}				0.1		μs

■ TEST CIRCUIT


1. I_{leak}




2. $V_{DS} (R_{ON})$




3. $I_{IN(ON)}$




4. $I_{IN(OFF)}$




5. $V_{IN(ON)}$



6. I_R





7. V_F



Test circuit may be simplified for explanatory purpose.

■ TEST CIRCUIT (Cont.)

8. t_{ON} , t_{OFF}




Note 1: Pulse width $50\mu s$, Duty cycle 10%
 Output impedance 50Ω , $t_r \leq 5ns$, $t_f \leq 10ns$
 Please refer to the following table for the V_{IH} condition.

Product	V_{IH}
ULD2003	5.0V

2. C_L includes the probe and the test board capacitance.

Test circuit and timing chart may be simplified for explanatory purpose.

■ EQUIVALENT CIRCUIT (EACH DRIVER)



Equivalent circuit may be simplified for explanatory purpose.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.