

UC1844/45-D

LINEAR INTEGRATED CIRCUIT

HIGH PERFORMANCE CURRENT MODE PWM CONTROLLERS



DIP-8



SOP-8

■ DESCRIPTION

The UTC **UC1844-D/1845-D** are high performance fixed frequency current mode controllers that specifically designed for Off-Line and DC to DC converter applications with minimal external parts count.

The differences between **UC1844-D** and **UC1845-D** are the under-voltage lockout thresholds. The **UC1844-D** ideally suited to off-line applications with UVLO thresholds of $16V_{(ON)}$ and $10V_{(OFF)}$, and **UC1845-D** has UVLO thresholds of $8.4V_{(ON)}$ and $7.6V_{(OFF)}$ for lower voltage applications.

■ FEATURES

* Operation output switching frequency up to 500 kHz
* Automatic feed forward compensation
* Latching PWM for cycle-by-cycle current limiting
* High current totem pole output
* Internally trimmed reference with under voltage lockout
* UVLO with hysteresis
* Low startup and operating current





■ ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
UC1844L-D-D08-T	UC1844G-D-D08-T	DIP-8	Tube
UC1844L-D-S08-R	UC1844G-D-S08-R	SOP-8	Tape Reel
UC1845L-D-D08-T	UC1845G-D-D08-T	DIP-8	Tube
UC1845L-D-S08-R	UC1845G-D-S08-R	SOP-8	Tape Reel


UC1844G-D-D08-T (1) Packing Type (2) Package Type (3) Version Code (4) Green Package	(1) T: Tube, R: Tape Reel (2) D08: DIP-8, S08: SOP-8 (3) Version D (4) G: Halogen Free and Lead Free, L: Lead Free

Copyright © 2024 Unisonic Technologies Co., Ltd

■ MARKING

PACKAGE	UC1844-D	UC1845-D
DIP-8		
SOP-8		


■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO	PIN NAME	FUNCTION
1	Compensation	Error amplifier output, this pin is made available for loop compensation.
2	V_{FB}	Voltage Feedback, the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	I_{SENSE}	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	R_T/C_T	The Oscillator frequency and maximum output duty cycle are programmed by connecting resistor R_T to V_{REF} and capacitor C_T to ground. Operation to 1 MHz is possible.
5	GND	Power ground.
6	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.
7	V_{CC}	Positive supply.
8	V_{REF}	Reference output, provides charging current for capacitor C_T though resistor R_T.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (T_A=25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Current Sense and Voltage feedback Inputs		V_{IN}	-0.3 ~ +5.5	V
Supply Voltage (Low Impedance Source)		V_{CC}	30	V
Supply Voltage (I_{CC}<30mA)		V_{CC}	Self Limiting	V
Error Amp Output Sink Current		I_{SINK}	10	mA
Output Current, Source or Sink (Note 2)		I_{OUT}	1.0	A
Output Energy (Capacitive Load per cycle)		W	5.0	μJ
Power Dissipation	DIP-8	P_D	1250	mW
	SOP-8		800	mW
Junction Temperature		T_J	+150	°C
Operation Temperature		T_{OPR}	-40 ~ +125	°C
Storage Temperature		T_{STG}	-65 ~ +150	°C

Note: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
2. Maximum package power dissipation limits must be observed.

■ THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient	DIP-8	θ_{JA}	100	°C/W
	SOP-8		156	°C/W

■ ELECTRICAL CHARACTERISTICS

(T_A=25°C, V_{CC}=15V, R_T=10k, C_T=3.3nF, -40°C ≤ T_A ≤ +125°C, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE SECTION							
Reference Output Voltage		V_{REF}	I_{OUT}=1.0mA,T_J=25°C	4.9	5.0	5.1	V
Line Regulation		$\triangle V_{OUT}$	V_{CC}=12V ~ 25V		2.0	20	mV
Load Regulation		$\triangle V_{OUT}$	I_{OUT}=1.0mA ~ 20mA		15	30	mV
Temperature Stability		t_S			0.2		mV/°C
Total Output Variation over Line, Load, Temperature		V_{REF}		4.82		5.18	V
Output Noise Voltage		e_N	f=10Hz ~ 10kHz, T_J=25°C		50		μV
Long Term Stability		S	T_A=125°C for 1000 Hours		5		mV
Output Short Circuit Current		I_{SC}		-50	-155	-280	mA
OSCILLATOR SECTION							
Oscillator Voltage Swing		V_{OSC}			1.6		V
Discharge Current		I_{DSG}	V_{OSC}=2.0V, T_J=25°C		10.8		mA
Frequency		f_{OSC}	T_J=25°C	47	52	57	kHz
			-40°C ≤ T_A ≤ +125°C	46		60	
Frequency Change with Voltage		$\Delta f_{OSC}/\Delta V$	V_{CC}=12V ~ 25V		0.2	1.0	%
Frequency Change with Temperature		$\Delta f_{OSC}/\Delta T$	-40°C ≤ T_A ≤ +125°C		5.0		%
ERROR AMPLIFIER SECTION							
Voltage Feedback Input		V_{FB}	V_{OUT}=2.5V	2.42	2.50	2.58	V
Output Voltage Swing	High	V_{OH}	R_L=15k to ground, V_{FB}=2.3V	5.0	6.2		V
	Low	V_{OL}	R_L=15k to V_{REF}, V_{FB}=2.7V		0.8	1.1	
Output Current	Sink	I_{SINK}	V_{OUT}=1.6V, V_{FB}=2.7V	2.0	12		mA
	Source	I_{SOURCE}	V_{OUT}=5.0V, V_{FB}=2.3V	-0.5	-1.0		
Input Bias Current		$I_{I(BIAS)}$	V_{FB}=2.7V		-0.1	-2.0	μA
Open Loop Voltage Gain		G_{VO}	V_{OUT}=2.0V ~ 4.0V	65	90		dB
Power Supply Rejection Ratio		PSRR	V_{CC}=12V ~ 25V	60	70		dB
Unity Gain Bandwidth		GB_W	T_J=25°C	0.7	1.0		MHz

■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT SENSE SECTION							
Current Sense Input Voltage Gain (Note 2, 3)		G_V		2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold (Note 2)		$V_{I(THR)}$		0.9	1.0	1.1	V
Input Bias Current		$I_{I(BIAS)}$			-2.0	-10	μA
Power Supply Rejection Ratio		PSRR	V_{CC}=12V ~ 25V (Note 4)		70		dB
Propagation Delay		$t_{PLH(IN/OUT)}$			150	300	ns
OUTPUT SECTION							
Output Voltage	Low	V_{OL}	I_{SINK}=20mA		0.2	0.8	V
			I_{SINK}=200mA		1.6	2.2	V
	High	V_{OH}	I_{SOURCE}=20mA	11	13.5		V
			I_{SOURCE}=200mA	11	13.4		V
Output Voltage with U_{VLO} Activated		$V_{OL(UVLO)}$	V_{CC}=6.0V, I_{SINK}=1.0mA		0.7	1.2	V
Output Voltage Rise Time		t_R	C_L=1.0nF, T_J=25°C		50	150	ns
Output Voltage Fall Time		t_F	C_L=1.0nF, T_J=25°C		50	150	ns
UNDERVOLTAGE LOCKOUT SECTION							
Startup Threshold	UC1844-D	V_{THR}		14.5	16.0	17.5	V
	UC1845-D			7.8	8.4	9.0	V
Minimum Operating Voltage After Turn-On	UC1844-D	$V_{CC(MIN)}$		8.5	10.0	11.5	V
	UC1845-D			7.0	7.6	8.2	V
PWM SECTION							
Duty Cycle	MAX	DC_{MAX}		47	48	50	%
	MIN	DC_{MIN}				0	%
TOTAL DEVICE							
Power Supply Zener Voltage		V_Z	I_{CC}=25mA	30	34		V
Power Supply Current (Note 4)	UC1844-D	I_{CC}	Start Up		0.25	0.5	mA
	UC1845-D				0.25	0.5	mA
	UC1844-D		Operating		12	17	mA
	UC1845-D				12	17	mA

Notes: 1. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

2. This parameter is measured at the latch trip point with V_{FB}=0V.


3. Comparator gain is defined as:

$$A_V = \frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Sense Input}}$$


4. Adjust V_{CC} above the startup threshold before setting to 15V.

■ TYPICAL CHARACTERISTICS


Timing Resistor vs. Oscillator Frequency




Supply Current vs. Supply Voltage




Error Amp Open Loop Gain Phase vs. Frequency




Current Sense Input Threshold vs. Error Amp Output Voltage



Reference Voltage Change vs. Reference Source Current



Output Saturation Voltage vs. Output Load Current



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.